Architecture for Extreme Low Power Sensing in Wireless Sensor Network Devices

Jerker Delsing, John Borg, Jonny Johansson

Luleå University of Technology EISLAB Luleå, Sweden jerker.delsing@ltu.se, johan.borg@ltu.se, jonny.johansson@ltu.se

Abstract—When discussing powering wireless sensor network nodes, there are a few major energy consumers: communications, microcontroller and the sensor. We propose a wireless sensor network platform architecture minimizing the energy consumption of sensing. The architecture proposed herein is based on a reactive approach to sensing. A number of possible hardware approaches are evaluated and compared. This comparison indicates that analog storage between the sensing element and the sensor electronics can be a feasible method for reducing the energy consumption of the system.

Keywords-low power WSN sensing; WSN node architecture; wireless sensor network node.

I. INTRODUCTION

One of the most common questions regarding wireless sensor networks, WSN, is what the power consumption at the sensor node must be. Much work has been done on lowpowered sensor nodes and their communication abilities: see, for example, [1]–[7]. Some specific examples are schemes handling the reduction of communication [8], effective routing and multihop schemes, and the reactive partial waking up of WSN nodes [9].

Most often, the sensing element itself is disregarded from an energy budget point of view. The current state of the art for sensor interfacing is to convert the sensor data to digital form. The most common approach is using an A/D converter. Other well known approaches involves letting the sensor data influence a digital pulse train of which we easily can measure parameters like frequency, pulse width or duty cycle. None of these approaches puts the power consumption of the sensor into focus. All of these approaches are based on the assumption that all data should be transfered to some computational stage on the WSN node or any device higher up in the system architecture.

In this paper, we propose an architecture for low power interfacing of a sensing element to a WSN node. The architecture exploits the idea of detecting no or discardable changes in data. Such detection should then inhibit further processing of sensor data as early as possible. The proposed architecture is based on a reactive wake-up chain starting at the sensing element itself.



Figure 1. Traditional WSN node architecture, A1

A. WSN node architecture

The basis for this WSN node architecture is the determination of changes in sensing element data as early as possible. In many real systems data changes are small and are most often not of interest to the surrounding system. From an energy consumption point of view, we like to keep as much of the WSN node asleep as possible when determining whether a data sample constitutes a significant change compared with the previous sample.

Consider a WSN node architecture as in Figure 1. The most frequently used approach is to read the data into the μ P store and compare it with the previous data. Energy is spent on sensing element sampling, signal amplification and filtering, A/D conversion and data comparison in the μ P.



Figure 2. WSN node architecture, A2, with external digital sensor memory and comparison logic.

The next opportunity for comparison is by adding a digital memory and comparison function after the A/D conversion, as shown in Figure 2. Energy is spent on sensor sampling, signal amplification and filtering, A/D conversion and storage and comparison of the data in digital memory. Enabling the μ P to sleep while performing sensor data sampling if there are no changes or small changes in sensor data will use energy only for the HW cost of digital memory, some configurable logic (to allow for the setting of change limits) and sending a wake-up signal to the μ P.



Figure 3. WSN node architecture, A3, with external analog memory and comparison logic before the A/D conversion.

In terms of energy cost here, the A/D conversion is the most power-hungry process. Can we bypass A/D conversion as well? A possibility for this is given in Figure 3. Here, we introduce analog memory with the capability of storing and comparing at least two values with associated logic and signaling to the μ P. HW developments supporting this architecture using charge-coupled device technology, or ccd, were made available in the seventies [10]. Recently, new findings presented by Borg and Johansson [11] indicate that ccd technology implemented in standard CMOS processes exhibits properties supporting the proposed architecture. Energy is spent on sensor sampling, signal amplification and filtering and analog storage (ccd) and associated logic. Thus, A/D conversion and the μ P can sleep during sensing element data sampling if there are no changes or small changes in the sensed data.

II. ENERGY ANALYSIS OF THE ARCHITECTURE

To analyze the energy consumption of the presented architectures, we will use two different sensing situations:

- Temperature sensing using a PT100 element as the sensing element
- Ultrasound pulse echo measurement using piezo ceramic transducers as sensing elements

This analysis is conducted using published state-of-the-art data (from our group and others) and data from commercial devices. In this way, we can build an accurate picture of the total energy consumption of the proposed architectures. No circuit simulations are made here, nor have we built any complete devices.

The energy analysis is based on the following model. The total electrical power P_{tot} consumed by a WSN node can be described as:

$$P_{tot} = P_{sens} + P_{cond} + P_{A-mem} + P_{AD} + P_{D-mem} + P_{\mu P}$$
⁽¹⁾

The total energy usage is then obtained by introducing the time needed for each operation (after which it can be turned off). To make the analysis reasonably simple, we assume that the architecture supports turning off E_{sens}, E_{cond} , once data has been stored either in analog or digital form.

For data sampling from one sensor, we assume a sensing and conditioning time t_{sens_cond} , an analog storing time t_{A-mem} , an A/D time t_{AD} , a digital memory time t_{D-mem} and a μ P time $t_{\mu P}$. Thus, we obtain the total power E_{tot} used for data sampling from one sensor as:

$$E_{tot} = P_{sens} * t_{sens} + P_{cond} * t_{cond} + P_{A-mem} * t_{A-mem} + P_{AD} * t_{AD} + P_{D-mem} * t_{D-mem} + P_{\mu P} * t_{\mu P}$$

$$(2)$$

Provided that we have some understanding of the real values of these energies and times, we can calculate the total power consumption. In the following equation, we will do this for two sensor types, a PT-100 sensor and an ultrasonic pulse echo sensor, for each of the three architecture types A1, (see Figure 1), A2 (see Figure 2), and A3 (see Figure 3).

A. Energy analysis PT-100 sensor

In this case, we assume the power consumption and time needed for a PT-100 sensor and its associated electronics, according to table I. For each of the three different architectures in Figures 1-3, we then calculate the expected span of energy consumption (see Figure 4).

Device	Energy consumption [mW]	Time awake $[\mu s]$
PT100	0.1-1 [12], [13]	10
Conditioning electronics	0.01	10
Analog memory	0.1-50 [10], [14], [15]	1
A/D (10-14 bit)	0.05 - 2 [16], [17]	1
Digital memory	0.01-0.1	1(storage time)
μP	1-10 [18]	30

Table I ENERGY CONSUMPTION AND TIMING FOR A PT100 WSN SENSOR NODE;, OBSERVE THE LOGARITHMIC SCALE ON THE Y AXIS.

B. Energy analysis ultrasound sensor

Here, we discuss the power consumption and time needed for a piezo electric transducer in an ultrasound pulse echo system. A typical pulse echo measuring situation with typical sound signals is shown in Figure 5. In table II, the power consumption and related timing for the sensor and associated electronics areis given. For each of the three different architectures A1-A3 of Figure 1-3, we then calculate the expected span of (maximum and minimum) energy consumption (see Figure 6).



Figure 4. Energy usage for different WSN node architectures and a PT100 temperature WSN node.



Figure 5. Ultrasound pulse echo measurement with associated acoustic signals

Device	Energy consump-	Time awake $[\mu s]$
	tion [mW]	
Piezo excitation	0.01 [19]	1 (1 μ s long
		pulse excitation
Amplifier and filtering	1-100 [20]-[22]	10-20 (signal du-
		ration + startup
		time)
Analog memory	0.1-100	10-15 (signal du-
		ration + startup
		time)
A/D	0.1-10	10-15 (sampling
		+ startup time)
Digital memory	0.01-0.1	10 (storage time)
μP	1-10	30 (300 clock cy-
		cles at 10MHz)

Table II

ENERGY CONSUMPTION AND TIMING FOR AN ULTRASOUND WSN SENSOR NODE;, OBSERVE THE LOGARITHMIC SCALE ON THE Y AXIS.

III. RESULTS AND DISCUSSION

Under the assumptions that we made, we have compiled energy consumption data for two sensing scenarios. These data are shown in Figures 4 and 6. It is obvious that the μ P uses a large amount of energy. Thus, any architecture that



Figure 6. Energy usage for different WSN node architectures for a piezo electric based ultrasound pulse echo WSN node.

can avoid waking up the μ P has clear advantages from an energy consumption point of view.

It is also clear that in a sensing situation with a dynamic sensor signal, such as ultrasound, avoiding A/D conversion is a promising approach. If analog memory and comparison techniques can be developed similar to what we have seen for A/D converters, analog storage architecture will be a strong contender forin future WSN designs.

IV. CONCLUSION

The reactive architecture proposed here for minimal energy consumption of sensing on WSN platforms is promising. Based on an analysis of current state-of-the-art sensor interface electronics, an approach using analog storage provides interesting data when compared with more mature technology such as ADC:s and memory logic.

Future work will reveal whether if a reactive architecture based on an analog storage approach will show improvements in energy consumption similar to those of advanced ADC. If such improvements are shown, the analog storage approach has clear merit for use in future WSN node designs.

ACKNOWLEDGMENT

The authors would like to thank the ESIS project supported by EU structural funds for financial support.

REFERENCES

- W. Heinzelman, A. Chandrakasan, and H. Balakrishnan, "Energy-efficient communication protocol for wireless sensor networks," in *Proc. Hawaii Intl. Conf. System Sciences*, Hawaii, Jan 4-7 2000, pp. 3005–3014.
- [2] J. Eliasson, M. Lundberg, and P. Lindgren, "Time synchronous bluetooth sensor network," in *Proc-IEEE Concumer Communication and Networking Conference, CCNC*, 2006.
- [3] M. Lundberg, J. Eliasson, L. Svensson, and P. Lindgren, "Context aware power optimization of wireless embedded internet system," in *Proceedings IEEE IMTC*, 2004.

- [4] J. Eliasson, P. Lindgren, J. Delsing, S. J. Thompson, and Y.-B. Chen, "A power management architecture for wireless sensor nodes," in *Proc IEEE Wireless Communication and Networking Conference, WCNC*, 2007.
- [5] V. Loscri, G. Morabito, and S. Marano, "A two level hierarchy for low energy adaptive clustering hierarchy (TL-LEACH)," in *Proc. 62nd IEEE Vehicular Technology Confere)nce (VTC-Fall*, Dallas, 25-28 September 2008, pp. 1809–1813.
- [6] Y. Xu, J. Heidman, and D. Estrin, "Geography-informed energy conservation for ad hoc routing," in *Proc. Mobicom*, 2001, pp. 70–84.
- [7] J. Delsing and P. Lindgren, "Sensor communication technology towards ambient intelligence, a review," *Meas. Sci. Technol.*, vol. 16, pp. 37–46, 2005.
- [8] J. Lu, F. Valois, M. Dohler, and M.-Y. Wu, "Optimized data aggregation in wsns using adaptive arma," in *Proceeedings* Sensorcomm 2010, 2010, pp. 115–120.
- [9] S. G. Hong, N. S. Kim, C. S. Pyo, and W. W. Kim, "Hybrid sensor module and data processing using low-power wakeup in wsn," in *Proceeedings Sensorcomm 2010*, 2010, pp. 191– 195.
- [10] S. D. Rosenbaum and J. T. Caves, "8192-bit block addressable ccd memory," *IEEE JOURNAL OF SOLID-STATECIRCUITS*, vol. SC-10, no. 5, pp. 273–280, Oct. 1975.
- [11] J. Borg and J. Johansson, "A method for experimental separation of charge trapping and incomplete transfer in ccds," I E E E Transactions on Electron Devices., 2011.
- [12] Pentronic, "Resistance thermometer theory." [Online]. Available: http://www.pentronic.com/Theory/Pt100sensor/tabid/ 188/language/en-GB/Default.aspx
- [13] —, "The effect of 2,3 or 4 wire connection using pt100/rtds." [Online]. Available: http: //www.pentronic.com/Portals/0/PDF/En/Useful%20links% 20pdf/The_effect_of_2_3_4_wires_on_Pt100_060210.pdf
- [14] D. Gerna, M. Brattoli, E. Chioffi, G. Colli, M. Pasotti, and A. Tomasini, "An analog memory for a qcif format image frame storage," in *Circuits and Systems*, 1996. ISCAS '96., 'Connecting the World'., 1996 IEEE International Symposium on, vol. 1, May 1996, pp. 289 –292 vol.1.
- [15] R. Carmona, S. Espejo, R. Dominguez-Castro, A. Rodriguez-Vazque, T. Roska, T. Kozek, and L. Chua, "A 0.5 μm cmos cnn analog random access memory chip for massive image processing," in *Cellular Neural Networks and Their Applications Proceedings*, 1998 Fifth IEEE International Workshop on, Apr. 1998, pp. 271–276.
- [16] M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, and B. Nauta, "A 10-bit charge-redistribution adc consuming 1.9 muw at 1 ms/s," *Solid-State Circuits, IEEE Journal of*, vol. 45, no. 5, pp. 1007 –1015, May 2010.
- B. Murmann. (2011) Adc performance survey 1997-2011.
 [Online]. Available: http://www.stanford.edu/~murmann/ adcsurvey.html

- [18] "Data sheet m16c." [Online]. Available: www.renesas.com
- [19] J. Johansson and J. Delsing, "Energy and pulse control possibilities using ultra-tight integration of electronics and piezoelectric ceramics," in *Proc. UFFC*, vol. 3, 2004, pp. 206–2210.
- [20] J. Borg and J. Johansson, "Optimization of the design of an integrated ultrasonic preamplifier," in *Proceedings of the International Congress on Ultrasonics*, Vienna, April 9-13 2007.
- [21] —, "An ultrasonic transducer interface ic with integrated push-pull 40 vpp, 400 ma current output, 8-bit dac and integrated hv multiplexeri," *IEEE Journal of Solid State Circuits*, vol. 46, no. 2, pp. 475–484, 2011.
- [22] E. M. I. Gustafsson, J. Johansson, and J. Delsing, "A cmos amplifier for piezo-electric crystal interfaces," in *Proceedings* of 11th MIXDES conference, Szczecin, Polen, 2004.