Table of Contents

High-Level Synthesis of Hardware Accelerators for Deconvolution Engines Cristian Sestito, Robert Stewart, and Stefania Perri	1
Processing Speed Impact of the Pipeline-Length on a Custom RISC-V CPU for FPGAs Julian Weihe, Timm Bostelmann, and Sergei Sawitzki	5
Design of Novel Integrated Data Acquisition System for Multi-Channel Sensing in Landing Gear Esteve Hassan	9